Fatigue Modeling of Nano-Structured Chip-To-Package Interconnections. door Sau W. Koh