Transistor Level Modeling For Analog/ Rf Ic Design door Wladyslaw Grabinski