SystemVerilog for Design door Stuart Sutherland, Peter Flake & Simon Davidmann